J Praveen has been awarded Ph.D in Electronics by the University of Mysore (UoM) for his thesis ‘Bist Based Low Power Transition Test Pattern Generation for Minimising Test Power in VLSI Circuit’ submitted under the guidance of Dr. M.N. Shanmukha Swamy.